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Deflection Routing in Slotted Self-Routing
Networks With Arbitrary Topology
Chun-Yin Li, Member, IEEE, P. K. A. Wai, Senior Member, IEEE, Xiao Chun Yuan, and Victor O. K. Li, Fellow, IEEE
Abstract—A deflection routing scheme for small to medium size
future all-optical networks with arbitrary topologies is proposed.
The proposed scheme assumes only single-bit all-optical processing
and no buffers. The primary output selection and the alternate
output choices by a packet at each node are encoded in the packet
header in order to reduce the signal processing requirement. Ad-
ditional features such as priority and time-to-live fields have also
been defined. The performance of the deflection routing scheme is
studied using the AT&T North America OC-48 optical fiber net-
work topology.
Index Terms—All-optical networks, deflection routing, packet
switching.
I. INTRODUCTION
THE advantages of all-optical packet-switched networksin which both the data and control signals remain in the
optical domain from the source node to the destination node
are well-known. All-optical processing of the address headers,
however, is difficult to realize because of the limited optical
signal processing power available and the lack of efficient op-
tical buffers. Although simple optical logic gates such as AND,
OR, NOR, and NAND that can perform bit-by-bit processing as
well as high-speed all-optical multiplexing and demultiplexing
of optical signals are demonstrated optically, complex optical
signal processing is not available yet [1]–[3]. Fiber delay line
based buffers have fixed delay [4]. Once sent into a delay line,
the signals cannot be accessed until they emerge from the
fibers. Unless there is significant technology breakthrough, the
routing schemes for all-optical packet-switched networks in
the near future must therefore require minimal processing and
buffering.
With these constraints in mind, we proposed a self-routing
address scheme that requires only on-the-fly bitwise processing
[5]. Thus, the address headers can be processed using avail-
able bitwise all-optical logic gates. Recently, Wai et al. imple-
mented the proposed self-routing address in a all-op-
tical packet switch with all-optical header processing and packet
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switching at 10 Gb/s [6]. Despite its simplicity, the proposed ad-
dress scheme has a number of advantages. It can be applied to
networks with arbitrary topology. The paths between any two
nodes can be chosen arbitrarily. The proposed address scheme
used fixed routing but since the scheme allows multiple paths to
be defined between two nodes, the multiple paths can be used in
alternate routing schemes in case of network failure or network
congestion. The proposed address scheme can also be adapted
to a hierarchical address structure. The major drawback of the
address scheme is the length of the address. In its basic form, the
length of the address equals the sum of the number of outputs of
all the nodes in a network. Applications of the proposed address
scheme are therefore limited to small to medium size networks
like the current backbone networks. For example, there are 27
nodes in the AT&T IP backbone network [7] and 31 nodes in the
European research backbone network GEANT [8]. The average
node output degree in these networks is about 3. In these cases,
an address will be about 100 bits long.
The proposed self-routing address scheme does not deal with
the packet contention problem. Packet contention occurs when
two or more packets request the same output at a node. In tra-
ditional packet-switched networks, a node stores the conflicting
packets temporarily in buffers so that all packets are optimally
routed over the shortest path. In other words, both complex
signal processing and buffering are used to resolve the con-
flicts. Obviously such a strategy violates the constraints set forth
in the development of the self-routing address scheme of [5].
Whether a packet routing scheme can be implemented all-op-
tically in the near future depends on the detail design of the
scheme and the optical signal processing power available at the
time. The use of buffers, however, can be avoided using de-
flection routing [9]. Deflection routing also reduces the optical
signal processing required because buffer management is not re-
quired. In this paper, we describe how deflection routing can be
applied to the self-routing address scheme we proposed in [5].
We improve the deflection routing performance by encoding the
deflection output choices in the packet address header. Similar
to [5], we trade the processing requirement with the length of
the address. The increase in the length of the address depends
on the average node output degree and the implementation de-
tail. Thus, the deflection routing address scheme would still be
applicable to small and medium size all-optical networks.
The paper is organized as follows. In Section II, we give a
brief review of the proposed self-routing scheme. Section III
discusses how deflection routing can be implemented in the
new address scheme. Section IV describes how other features
such as priority classes and time-to-live can be implemented in
the proposed address scheme. Even though the packet routing
0733-8716/04$20.00 © 2004 IEEE
LI et al.: DEFLECTION ROUTING IN SLOTTED SELF-ROUTING NETWORKS 1813
is significantly simplified, realization of the proposed deflec-
tion routing using single-bit logic gates without buffers remain
a challenge. However, we are confident that the proposed de-
flection routing address algorithm can be implemented all-opti-
cally in the near future considering that implementation of the
proposed self-routing address has already been demonstrated
in [6] and it is already possible to cascade the single-bit logic
gates to perform relatively complex logic operations such as the
all-optical generation of a pseudoerror signal from a 10-Gb/s
signal demonstrated in [10]. In Section V, we describe an orig-
inal design of a 2 2 all-optical deflection routing node using
the all-optical crossbar switches demonstrated by Glesk et al.
[11]. We note that existing performance models cannot be ap-
plied directly to analyze the proposed deflection routing net-
works because the network topologies are arbitrary, the traffic
distribution is nonuniform, and the nodes can have degrees of
3 or more. In Section VI, we describe an analytical model to
study the performance of the deflection routing algorithm. By
grouping packets with the same preferred output irrespective of
their destinations, we are able to significantly reduce the com-
putational complexity in determining the deflection probabili-
ties in each node. In Section VII, we study the performance of
the deflection routing algorithm using the AT&T North America
OC-48 optical fiber network topology as an example [7]. We
conclude in Section VIII.
II. SELF-ROUTING ADDRESS SCHEME
In the proposed self-routing address scheme [5], each output
of all the nodes in a network is associated with a bit in the ad-
dress header. The header processing unit of a node processes the
address of an input packet bit-by-bit and set the packet routing
unit to route the packet to the output with its corresponding ad-
dress bit set to . The paths between any two nodes are fixed.
The address of a node encodes a unique path from any other
node to the node itself. The paths contained in each address must
satisfy the following condition.
Condition 1: If the paths from two different nodes to the
same destination node meet at an intermediate node, the subse-
quent ports and nodes used by the two paths must be the same.
The basic self-routing addresses of the nodes in a network
can be constructed as follows. We consider a network made up
of nodes and links. All links are assumed to be bidirec-
tional. Each node is arbitrarily labeled from 1 to . The links
connecting to each node are also arbitrarily labeled from 1 to
where is the number of links connected to the th node.
We have .
The address of a node contains bits, where . Each
address is divided into fields. Each field corresponds to one
node in the network. The th field of an address contains bits.
The th address field of node is set to zero. For the th address
field of node , one and only one of the bits, say the
th bit, is set to . The other bits at the th address field are set
to zeros. A nonzero entry at the th bit of the th address field
means that node will forward a packet with such an address to
the th output.
When a node receives a packet, it only processes the address
field corresponding to the node itself. A node recognizes that a
packet has arrived at the destination if the corresponding address
field is all zeros. Otherwise, it forwards the packet to the local
output as specified. In a node address, there is a total of
bits out of the bits. Bits in an address field are set to
depending on the paths defined.
The self-routing address is a set of routing instructions for
the intermediate nodes. A destination node has to periodically
collect the network topology information and broadcast the up-
dated self-routing addresses to other nodes [5]. An outdated self-
routing address would cause packets to be misrouted. Hence, a
time-to-live field similarly to the one described in Section IV
should be included in the packet header. Since how to ensure
the validity of the routing information is a common problem in
all packet-switched networks, we assume that the problem has
been either handled by upper layer protocols or that the network
is rather static.
III. DEFLECTION ROUTING
In deflection routing, typically a node determines the optimal
paths from itself to the destination nodes of the arriving packets.
Packets requesting the same outputs are in conflict and they are
prioritized according to some deflection criteria, for example
age or distance-to-destination. The packets with higher prior-
ities are routed optimally to the shortest paths while those with
lower priorities are deflected to outputs that may lead to longer
path lengths. Thus, a node must have the capability to determine
the optimal paths of arriving packets and compare the deflection
criteria of conflicting packets. The information required to de-
termine the optimal path and deflection criterion of a packet can
be stored either in the nodes or in the packet header. The former
approach requires all-optical memory in the node and the latter
requires long address headers. While all-optical implementation
of both approaches are in principle possible, neither of them is
very practical.
In applying deflection routing to the proposed self-routing
scheme for networks with arbitrary topology, it is important
to simplify the signal processing requirement of the deflection
algorithm as much as possible so that it can be implemented
using available optical logic devices. Recall that the optimal
output choice of a packet is already encoded in the proposed
self-routing address headers; therefore, a node does not need to
determine the optimal paths for the arriving packets. We do not
require the node to determine the alternate output choices for a
packet in the event of deflection. The alternate output choices
are encoded in the address header of the packet instead. To fur-
ther simplify the signal processing requirement, a node will not
sort the packets in conflicts either. In case of conflicts in the
first output choice, one of the conflicting packets is selected at
random and allowed to use its preferred output. The rest of the
packets will try to use their respective second choices of outputs.
Further conflicts in the second choice of outputs are resolved in
the same way as that of the first choice. Successive choices of
outputs can be arranged such that each gives the best alterna-
tive path, for example the next shortest path, when compared to
the previous deflection choices. The delay due to deflections can
therefore be minimized.
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Fig. 1. Example of the address field of a 3 3 node with full deflection
preference fields added.
Alternate output choices of a packet can be implemented in
the proposed self-routing addresses by adding deflection pref-
erence fields after each address field. The deflection preference
fields have the same number of bits as the corresponding address
field. Similar to the original address field, each bit position in
the deflection preference fields is associated with an output of
the node. Each deflection preference field identifies an output
that is different from all the previous choices of outputs by the
packet. For a node with outputs, there can be at most de-
flection preference fields. The number of deflection preference
fields used at each node need not be the same. Fig. 1 shows an
example of the address field corresponding to node in a net-
work. Node has three outputs, which are labeled as shown in
Fig. 1. Full deflection preferences are specified. The packet has
output 2 as its primary choice and outputs 1 and 3 as its first and
second deflection preferences, respectively.
We assume that the network is slotted so that packets at all
inputs arrive at each node simultaneously. We also assume that
each node has the same number of input and outputs. A node
assigns its outputs to the arriving packets in successive rounds
in accordance to the order of the output choices indicated in the
packet’s deflection preference fields. In the first round of output
assignment, the node considers the primary address fields of
arriving packets. The node assigns the uncontended outputs to
the packets requesting them. The node assigns each of the con-
tended outputs to one of the contending packets at random. In
the second round of output assignment, the node processes the
first deflection preference fields of all the packets that have not
been assigned outputs in the first round. These are the packets
that lose in their respective contentions. If the output indicated
at the first deflection preference field of a packet has already
been assigned in the previous round, the packet will not be as-
signed an output in this round. If more than one of the remaining
packets request the same output in their first deflection pref-
erence field, the contended outputs are assigned to one of the
contending packets at random. The uncontended outputs are as-
signed to the packets requesting them.
If some packets have not been assigned an output after the
first two rounds, the node will start the third round of output as-
signment by processing the second deflection preference fields
of these packets. The procedure will be repeated until all the
packets are assigned an output or the deflection preference fields
are exhausted. In the latter case, the packets that have not been
assigned an output will be assigned to the remaining available
outputs randomly. This case occurs only when the number of de-
flection preference fields is less than . Once all the packets
are assigned a unique output, the packets are routed accordingly.
The address length is given by if full deflection
preferences are given at each node. The address length will be
rather long if the number of nodes or the number of outputs
per node is large. Thus, the proposed deflection routing algo-
rithm is only suitable for networks with small number of nodes
and average number outputs per node such as in backbone net-
works. For example, in the AT&T IP backbone network [7], the
length of the address using full deflection preferences is only
229 bits long. The length of the address can be reduced if the op-
tical signal processing technology advance beyond the single-bit
logic gates. Network simulations show that the improvement
in network performance with the number of deflection choices
decreases rapidly when the number deflection preferences in-
creases. Therefore, a small number of deflection preferences is
sufficient in practice. For large networks, the address length can
be further reduced with the use of hierarchical addresses [5].
IV. ADDITIONAL FEATURES
Besides deflection preferences, additional features such as
packet priority and time-to-live can be implemented in the pro-
posed self-routing address scheme using bitwise optical logic
gates.
A. Priority Class
There are extensive discussion of priority schemes in the liter-
ature [12]. Here, it suffices to say that we can add a priority field
that contains one or more priority bits to the address header. De-
pending on the relative importance between the deflection pref-
erences of a packet and its priority class, one can define two
types of packet priority scheme: strong priority and weak pri-
ority. In the strong priority scheme, packets in higher priority
classes are always assigned outputs before packets of lower pri-
ority classes irrespective of their deflection preferences. In the
weak priority scheme, deflection preferences will be considered
first. In the strong priority scheme, the priority bit or bits will be
added to the front of the address header while in weak priority
scheme the priority bits will be added to each address fields in
the header.
Weak priority can be used to implement the don’t care routing
preference in networks with regular topologies such as Man-
hattan street networks (MSN) [13]. In such networks, packets at
a node that have two paths with the same distance to the desti-
nation are assigned a lower priority. We found that a significant
performance improvement can be obtained [13]. Moreover, one
can implement a form of near-to-destination contention resolu-
tion scheme by assigning higher priority to the address fields
corresponding to those nodes which are near the destination.
B. Time-to-Live
Livelock may occur in the proposed deflection routing
scheme if contention resolution is carried out deterministically.
It is, therefore, important for a network to remove packets that
wander in the network for a long time. A time-to-live field can
be implemented in the proposed self-routing address as follows.
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Fig. 2. Schematic of an all-optical 2 2 deflection routing node.
The nodes of the network are synchronized. Time is divided
into cyclically indexed frames. Each frame contains an equal
number of packet slot time. Each node keeps track of the current
frame time. The time-to-live field contains bits, where is
the number of time frames. Each bit identifies one time frame.
When a node generates a packet header, the node determines the
maximum time that the packet can stay in the network in unit
of time frames. If the current time index is and the packet’s
time-to-live is time frames, then the th to th bits in the
time-to-live field is set to one. All other bits are set to zero. The
time-to-live field is added to the beginning of the packet header.
When a node receives a packet, it checks the bit position in
the time-to-live field corresponding to the current time index. If
the bit position contains a one, the node continues to process the
address field corresponds to the node. If the bit position contains
a zero, the node will drop the packet.
V. ALL-OPTICAL IMPLEMENTATION
Even in such a simplified form, all-optical realization of the
proposed deflection routing algorithm using only single-bit
logic gates without buffers is still difficult. The main problem
is to determine when contentions occur and how to resolve
the contentions. The complexity of the problem increases with
the number of input/output (I/O) ports in a node. However,
we do not think that the problem is insurmountable with the
advance in technology and for networks with small number
of I/O ports per node. As an illustration, we will describe an
original design of a 2 2 all-optical node implementing the
proposed deflection routing algorithm. The design used four
2 2 all-optical crossbar switches invented by Glesk et al. [11].
No optical buffer is needed. Contention resolution is achieved
by assigning a preferred output to an input. When two packets
contend for the same output, the packet in the preferred input
will act as a control signal to deflect the other packet in one of
the crossbar switches. Thus, no higher level control nor optical
buffer is necessary.
Fig. 2 shows a schematic of the proposed a 2 2 deflection
routing node. The deflection routing node is made up of four
2 2 all-optical crossbar switches (CS) which are constructed
from two terahertz optical asymmetric demultiplexers (TOADs)
[14], [15]. The first TOAD acts as an ultrafast all-optical routing
controller and the second TOAD acts as an ultrafast all-optically
controlled routing switch. The CSs and the outputs of the node
are labeled as shown in Fig. 2. One of the inputs of the crossbar
switch serves as the control and the other input serves as the
signal. The packet is transmitted to the signal port. If the address
field corresponding to the node in the packet header matches
the address in the control signal, the packet will exit the switch
through the port marked “yes,” otherwise, the packet will exit
through the port marked “no.” Recall that the address field cor-
responding to a node in the address header of a packet in effect
contains the local address of the output used by the packet at
the node. The addresses of outputs 1 and 2 are used as control
signals for crossbar switches 1 and 2, respectively [16].
There are three possible scenarios in the operations of the
node. First, only one packet arrives. Assume that the packet ar-
rives at input 1. If the address field of the packet corresponding
to the node matches the address of output 1, the packet will
be routed to the “yes” port and then onto output 1. The packet
header is also used as the control signal for CS 3. Since no signal
is input to CS 2, no packet exits CS 4. If the address field of the
packet does not match the address of output 1, the packet will
be sent to the “no” port of CS 1 and enters the input signal port
of CS 4. Since no signal comes from the control port of CS 4,
the packet will exit through the “no” output of CS 4 and then to
output 2.
The second scenario is when two packets arrive and they
are intended for different outputs. There is no contention and
each packet will be routed to their intended output as described
above. Finally, contention occurs when two packets arrive si-
multaneously and both are intended for the same output. For
example, assume that packets A and B intended for output 1
arrive at inputs 1 and 2, respectively. Packet A exits the “yes”
output of CS 1 and continues to output 1. Part of the header of
packet A also split off and used as control signal to CS 3. Packet
B exits the “no” output of CS 2 and enters the signal port of CS
3. Since the address field of packet B matches the address field
of packet A which is used as the control signal in CS 3, packet
B exits CS 3 at the “yes” port and exits the node through output
2. In other words, packet B is “deflected” by packet A in CS 3.
The above operations assume that all 2 2 crossbar switches
are synchronized. It also requires that packets at all inputs arrive
at each node simultaneously. The propagation delays between
nodes should therefore be multiples of slot time. This can be
achieved by lengthening some links, thus increasing the propa-
gation delay. The tuneable fiber delay lines at each input provide
further compensation for the propagation delay variances so that
the transit packets are aligned and synchronized to the opera-
tions in node [17]–[19]. These packet synchronization problems
as well as the packet contention problem are the fundamental
problems for all slotted optical packet-switched networks [20].
In this paper, we assume that all synchronization problems have
been solved with one of the existing approaches [17]–[20].
In the implementation shown in Fig. 2, packets arriving at
input have priority in the use of output . It is well-
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known that deterministic contention resolution algorithms will
lead to livelock in deflection routing networks. The problem can
be eliminated by dropping packets that exceed the time-to-live
limit. Fig. 2 illustrates that it is possible to implement the pro-
posed deflection routing algorithm all-optically. Although the
hardware complexity of the design rapidly increases with the
node degree , nodes with small s, like 3 and 4, can be still
constructed using the 2 2 crossbar switches.
VI. PERFORMANCE ANALYSIS
Analytical models in general reduce the required computa-
tions in network performance evaluation. However, the com-
putations will become intractable if we directly apply existing
performance models to analyze the proposed deflection routing
networks because the networks topology are arbitrary, the traffic
distribution is nonuniform and the nodes can have degree of
3 or more. We therefore have to modify the existing models
to improve the computational efficiency. In Section VI-A, we
review typical models of deflection routing network and their
computational requirement. We describe our proposed model
in Section VI-B. The system throughput and delay are given in
Section VI-C. We then discuss the computational requirement of
the proposed model in Section VI-D. The performance model
presented here assumes that there is no deflection preference
field, i.e., packets that lose in their respective contentions will
be assigned to the remaining outputs at random. Although im-
plementation of the no deflection preference case with single-bit
logic gates is still a challenge, this case can serve as a bench-
mark for the simulation results of other choices in the number of
deflection preferences. The network performance for the cases
of one and full deflection preferences will be studied by com-
puter simulation.
A. Background
In networks with regular topology and uniform traffic such
as MSN [21] and ShuffleNet [22], we can model the deflection
routing performance using only a few typical nodes because of
the similarity of traffic distribution in the nodes [23]–[26]. Com-
putational complexity, therefore, does not rapidly increase with
network size [23], [24], the degree of the nodes [25], or the
number of priorities of the packets [26]. In networks with ar-
bitrary topology, traffic distributions can be different from node
to node. We cannot evaluate the network performance before
we determine the global traffic distribution. Thus, the appro-
priate performance modeling approach for networks with arbi-
trary topology is similar to that of networks with nonuniform
traffic [27]–[30]. The model in [27] is for MSNs with packet age
contention policy. It is extended for arbitrary topology networks
in [28], which requires to solve at least equations
each with at least terms, where , and are
number of nodes, average node degree, and diameter of the net-
work, respectively. The model in [29] is for arbitrary topology
networks with degree 2 nodes only, and is extended for buffered
networks in [30]. If we follow the same approach in [29] to de-
rive a model for arbitrary networks, we need to solve
equations each with terms. It has large computational
savings compared to that of [28] but will still become intractable
with large and . We need a performance model that requires
much smaller number of computations.
B. Performance Model
We assume a slotted network. The numbers of inputs and out-
puts of a node are equal. Packets arriving at inputs of nodes are
independent of each other and of the new packets generated at
the nodes. The offered load, , to a node for destination
is the probability of generating a new packet with destination
at node in a slot time. Since at most one new packet is gener-
ated at a node per slot time, . Different nodes
can have different offered loads, i.e., nonuniform traffic loading.
Transit packets have priority over new packets in output con-
tentions. A -input node can receive as many as packets
per time slot. We define as the probability of finding
a packet destined for at the th output of node . Similarly,
is the probability of finding a packet destined for at the
th input of node . We have if the th output
of node is connected to the th input of node . The proba-
bility in general is written as a function of ’s and
system loading. We can solve by iterations but the com-
putations will become intractable in networks with large and
[27]–[29].
We observe that packets with the same preferred output
will have the same deflection probability irrespective of their
destinations. Thus instead of calculating , we compute
the probability of finding a packet with preferred
output at output of node . The probability can
also be written as a function of ’s and system loading.
We shall show in Section VI-D that the computational require-
ment to calculate is much smaller than that of .
Hence, we solve and compute from them. We
define the following for node with degree , i.e., with
inputs and outputs:
• is the probability of no new packets generated at node
;
• is the probability of no transit
packets arriving at input ;
• is the set of destinations of packets that request
output at node ;
• is the total offered load for
packets that request output ;
• is the probability that a
packet arriving at input requests output ,
We also define as the probability
that a transit packet arriving at input does not prefer output .
The probability of finding a packet with preferred output at
output depends on the following two independent events: 1)
whether the packet is a new or a transit packet and 2) whether the
preferred output of the packet is the same as output which
is under consideration. We can solve and then
once we determine the probabilities of the four combinations of
these two events. For clarity, we will drop the subscript in the
following discussion.
1) The Packet is a New Packet and : is the prob-
ability that there is a new packet with as the preferred output.
The packet can reach output only if there is no transit packets
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requiring output . The probability of finding a new packet at
its preferred output , is given by
(1)
where is the set of -element number sets in
which the numbers are the nonrepeating selections from
the set . In (1), to are inputs that
have transit packets. to are idle inputs. Hence,
.
2) The Packet is a New Packet and : In this case, we
can find the new packet at output only if the packet has been
deflected by one or more transit packets. If there are transit
packets with nonidentical preferred outputs which include
output but not , the packet has a probability of
being deflected to output at random. The probability of finding
a new packet with preferred output at output
, is given by
(2)
where is the set of number sequences of length
and each is built from nonrepeating selections from the set
. Each number sequence in con-
tains the number but not . and are defined as
in (1). to are the transit packet preferred outputs which
have only nonidentical elements.
3) The Packet is a Transit Packet and : is the
probability of a transit packet at input with the preferred output
. The packet has a probability of reaching output
if there are other transit packets and of
them request output . For a transit packet coming from input
with preferred output , the probability of finding it at output
, is given as
(3)
where is the set of -element number sets in which
the numbers are the nonrepeating selections from the set
. is the set of number sequences
of length in which the numbers are selected from .
Each number sequence in contains number of
. In (3), to are the inputs, apart from the th input,
that have transit packets. to are idle inputs, and
is equal to .
The to are the preferred outputs of the transit packets from
inputs of to . There are number of in to .
4) The Packet is a Transit Packet and : The packet is
deflected to output only if it loses the output contention with
other transit packets. The packet has probability of
losing the contention if there are other transit packets
and of them require output . Let the transit packets require
nonidentical preferred outputs that include output but not .
We have . The packet has a probability of
being deflected to output if there is no new packets, or there is a
new packet with preferred output being one of the outputs. The
packet will have probability of being deflected
to output if there is a new packet with preferred output that
is not equal to any of the outputs and . For a transit packet
coming from input with preferred output , the probability of
finding it at output , is given as
(4)
and
where if is not equal to any of the . Other-
wise, . is the set of number se-
quences of length in which the numbers are selected from
. Each number sequence contains number
of and nonidentical numbers but not . In (4),
and are defined as in (3). Similarly, to are the preferred
outputs of the transit packets from inputs to . However,
has only nonidentical elements, and out of the
to are . represents the probability of the packet
being deflected to output under different situations. If there are
transit packets, , the node cannot generate a new
packet and is equal to . Otherwise, de-
pends on whether there is a new packet, and the preferred output
of the newly generated packet.
After solving (1) to (4), we have
. The expression for is
(5)
for a packet with destination at node , where the preferred
output is determined by the paths encoded in the packet
1818 IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 22, NO. 9, NOVEMBER 2004
address header. Note that we have reinserted the subscript
to designate node in the above quantities. Equation (5) is
based on the observation that packets with the same preferred
output will have the same deflection probability irrespective of
their destinations. Hence, we can solve with (1) to (5)
by iterations.
C. Throughput and Delay
The number of packets with destination that can be accepted
by node in a slot time is given by
(6)
where is the degree of node , and is the preferred output
of packets with destination at node . The throughput of node
, i.e., the average number of packets that node receives in a
time slot is given as , or
(7)
where is the degree of node . Recall that
if the th output of node is connected to the th input of node
. For a uniformly loaded -node network, average throughput
per node TH may be used for performance comparison, where
TH is given by
(8)
After we compute the throughput, we can solve the average
delay for packets from other nodes to node by Little’s rule,
[31], where is the average network delay, is the
average number of packets in the network, and is the average
packet arrival rate to the network. The equivalent rate of packets
with destination that can enter the network is equal to
for a steady system. The number of packets with destination in
the network depends on and the length of the links be-
tween nodes. Hence, the average packet delay from other nodes
to node , is given as
(9)
where is the length in time slots of the th output link of
node . The average packet delay of a network is given by
(10)
The performance model in Section VI-B does not assume any
propagation delay between nodes. In steady state, the proba-
bility distributions of packets at both ends of a link should be
equal regardless of the length of the link. Equations (9) and
(10) compute the numbers of packet as well as the packet de-
lays in the network at steady state. Numerical simulation results
show that it takes longer for a system to reach steady state if the
lengths of links between nodes are large.
D. Computational Requirement
We solve ’s using (1)–(5) by iterations. In an itera-
tion, we apply (1)–(4) on each output of each node to solve
for ’s from ’s and ’s. We need to
solve equations and each computational requirement
is proportional to , where and are the number of
nodes and average node degree, respectively. After solving the
’s, we apply (5) to each output of each node to compute
’s. We need to solve another equations each
with computational requirement of . This process repeats
until all ’s converge to their final values. The required
computations grow exponentially with the average node degree
but not the number of node . The computational savings
will be significant in large networks with arbitrary topology if
compared to existing methods [27]–[29].
VII. NETWORK SIMULATIONS
In this section, we study the performance of the proposed
deflection routing algorithm. We consider a network based on
the topology of the AT&T North America OC-48 fiber network
shown in Fig. 3, [7]. Three different implementations of the de-
flection routing algorithm in which zero, one, and the maximum
number of deflection preference fields are used. Analytic results
for the no deflection preference case are obtained using (1)–(10).
Evaluation of the (1)–(5) starts from an empty network. Con-
vergence to the final results in general occurs after 10 to 80 it-
erations and takes several minutes on a 600-MHz Alpha ma-
chine. We have verified the results using the method presented
in [28]. It provides the same results, but the computational time
required is in the order of hours. The network performance for
the cases of one deflection preference and full deflection pref-
erences are studied by computer simulations. All simulations
results are based on the observations of the arrivals of not less
than new packets at each node. The 95% confidence
interval is about 1% of the values shown.
We assume that a node sends the packets it generates uni-
formly to every node in the network except itself. All links in
the networks are bidirectional. In Fig. 3, there are 27 nodes and
37 links. The number of nodes with 1, 2, 3, 4, and 5 I/O ports are
1, 15, 3, 5, and 3, respectively. The average number of outputs
per node is 2.8. The basic uncompressed self-routing address of
a packet header is 74 bits long [5]. The shortest paths between
the nodes are used in the construction of the self-routing ad-
dresses. The shortest propagation delay between two nodes is
estimated to be 0.75 ms. All other delays are rounded up to in-
tegral multiples of 0.75 ms. The maximum propagation delay is
16.5 ms. The delay between the nodes normalized by the min-
imum propagation delay are given in parentheses in Fig. 3. The
minimum propagation delay between nodes is chosen as the slot
size, e.g., a slot is 234 kB long at OC-48 (2.5 Gb/s). Hence, the
result from (10) is further multiplied with 0.75 ms to obtain the
packet propagation delay between nodes.
Fig. 4 shows the analytic results as well as simulation results
for the delay throughput curves. The delay and the throughput
values shown are averaged over all nodes. The offered loads are
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Fig. 3. AT&T North America OC-48 optical fiber network obtained from [7].
Fig. 4. Delay throughput curves. The offered loads are marked beside the
curves.
marked beside the curves. Squares, circles, and diamonds rep-
resent simulation results for the cases of no deflection prefer-
ence, a single deflection preference, and full deflection prefer-
ences, respectively. Asterisks represent the analytic results for
the no deflection preference case. From Fig. 4, the analytic re-
sults agree well with the numerical simulation results indicating
that the assumption of independence between transit packets ar-
rivals and new packet generation is a good approximation. In
Fig. 4, the system performance of the original address scheme,
i.e., without deflection preference, improves if a single deflec-
tion preference field is added. There is much less performance
improvement, however, when the number of deflection prefer-
ence fields is increased beyond one, indicating that most of the
deflected packets are routed to the outputs of their first deflec-
tion preference. Therefore, the addition of a single deflection
preference field should be sufficient in most cases.
Fig. 5. Average packet deflection probability at a node versus offered load.
Figs. 5–7 illustrate that deflection preferences improve
system performance by reducing the average additional delay
due to a deflection while the reduction of packet deflections
is not significant. Fig. 5 plots the average packet deflection
probability that a packet encountered on each node with dif-
ferent numbers of deflection preferences. Although the number
of deflections a packet has encountered in the journey to
its destination is proportional to the average packet deflection
probability, it also depends on the path that will become random
once a deflection occurs. Fig. 6 plots the average number of
deflections that a packet encountered between source and
destination. We observed that neither the deflection probability
nor the average number of deflections depends strongly on the
number of deflection preferences. In networks with regular
topology, each deflection causes a fix delay. For example, each
deflection results in a delay of four hops in an MSN. In a
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Fig. 6. Average number of deflections experienced by a packet versus offered
load.
Fig. 7. Average additional delay due to a deflection versus offered load.
network with arbitrary topology, the additional delay depends
on the location of the deflection and the system loading at
the moment. We plot the average additional delay due to a
deflection in Fig. 7. At small offered load, the additional delay
due to a deflection in the no deflection preference case nearly
doubles that with deflection preferences. When the offered load
increases, the additional deflection delay for the no deflection
preference case decreases while that for the single and full
deflection preference cases increase. When the offered load
reached unity, all three cases gave about the same deflection
delay. The apparent difference in the behaviors of the average
additional deflection delay curves is due to local deflection hot
spots which depend on the topology of the network, the number
of deflection preference fields defined, and the offered load.
Note that both the number of outputs and the delay caused by a
deflection vary from node to node. The locations of deflection
hot spots also change when the offered load increases.
Fig. 8. Average delay versus the total offered load of the strong and the weak
priority schemes. The ratio of high/low priority traffic offered loads is 1 : 1.
Next, we compare the performance of the strong and weak
priority schemes discussed in Section IV-A. Fig. 8 shows the
average delay versus the total offered load for both the strong
priority scheme and the weak priority scheme. Full deflection
preferences are used. There are only two priority classes and the
ratio of offered load for the packets in the two priority classes is
one to one. Solid lines represent the average delay of the strong
priority scheme while the dashed lines represent the average
delay of the weak priority scheme. Crosses correspond to the
packets of the higher priority class while triangles correspond to
the packets of the lower priority class. From Fig. 8, the higher
priority packets of the strong priority scheme have a shorter av-
erage delay than that of the weak priority scheme, but the lower
priority packets of the strong priority scheme have a longer av-
erage delay than that of the weak priority scheme. The differ-
ence, however, is not very significant. The priority scheme to
be used in practice will therefore largely depend on the relative
ease in implementation.
VIII. CONCLUSION
We have proposed a deflection routing algorithm that can be
implemented with the self-routing address scheme proposed in
[5] for small to medium size networks. Alternate choices of out-
puts are encoded in the address header as additional deflection
preference fields. If more than one packet contend for the same
output, one of the contending packets is selected to use its pre-
ferred outputs, and other packets will attempt to use the outputs
specified in their deflection preference fields. We have discussed
all-optical implementations of the proposed deflection routing
scheme. We show the design of a 2 2 all-optical deflection
routing node which is based on only single-bit logic gates and
does not use any buffers. For the no deflection preference case,
we derive the equations that determine the deflection probabili-
ties based on the preferred output at the node instead of the des-
tinations. The alternate approach provides significant computa-
tional savings if compared to the conventional destination-based
LI et al.: DEFLECTION ROUTING IN SLOTTED SELF-ROUTING NETWORKS 1821
methods. Finally, we study the performance of the proposed de-
flection routing algorithm using a network topology based on
the AT&T North America OC-48 optical fiber network. We find
that the use of a single deflection preference field shows signif-
icant improvement in the network performance, as compared
with no deflection preference. The use of a single deflection
preference is sufficient in the example studied.
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